MEMORY cmos 4 M × 4 BITS HYPER PAGE MODE DYNAMIC RAM

MB81V16405A-60/-70

CMOS 4,194,304 × 4 BITS Hyper Page Mode Dynamic RAM

DESCRIPTION

The Fujitsu MB81V16405A is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 4-bit increments. The MB81V16405A features a "hyper page" mode of operation whereby high-speed random access of up to $1,024 \times 4$ bits of data within the same row can be selected. The MB81V16405A DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB81V16405A is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.


The MB81V16405A is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and twolayer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB81V16405A are not critical and all inputs are LVTTL compatible.

■ PRODUCT LINE & FEATURES


Para	meter	MB81V16405A-60	MB81V16405A-70		
RAS Access Time		60 ns max.	70 ns max.		
Random Cycle Time		104 ns min.	124 ns min.		
Address Access Time		30 ns max.	35 ns max.		
CAS Access Time		15 ns max.	17 ns max.		
Hyper Page Mode Cy	cle Time	25 ns min.	30 ns min.		
Low Power	Operating Current	288 mW max.	252 mW max.		
Dissipation	Standby Current	7.2 mW max. (LVTTL level)	/ 3.6 mW max. (CMOS level)		

- 4,194,304 words × 4 bits organization
- Silicon gate, CMOS, Advanced stacked Capacitor Cell
- All input and output are LVTTL compatible
- 4,096 refresh cycles every 65.6 ms
- Early write or \overline{OE} controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Hyper Page Mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

PACKAGE



- 26-pin plastic (300 mil) TSOP (II) with normal bend leads, order as MB81V16405A-xxPFTN
- 26-pin plastic (300 mil) SOJ, order as MB81V16405A-xxPJ



■ PIN ASSIGNMENTS AND DESCRIPTIONS

26-Pin TSOP (TOP VIEW) <normal bend:="" fpt-26p-m05=""></normal>	26-Pin (TOP V <lcc-26< td=""><td>IEW)</td></lcc-26<>	IEW)
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Vcc [] 1 DQ1 [] 2 DQ2 [] 3 WE [] 4 RAS [] 5 A11 [] 6	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
A_{10} B 19 A_8 A_0 9 18 A_7 A_1 10 17 A_6 A_2 11 16 A_5 A_3 12 15 A_4 V_{CC} 13 (Marking side) 14 V_{SS}	A ₁₀ C 8 A ₀ C 9 A ₁ C 10 A ₂ C 11 A ₃ C 12 V _{CC} C 13	19 A8 18 A7 17 A6 16 A5 15 A4 14 Vss

Designator	Function				
DQ1 to DQ4	Data Input/ Output				
WE	Write Enable				
RAS	Row address strobe				
A ₀ to A ₁₁	Address inputs				
Vcc	+3.3 volt power supply				
ŌĒ	Output enable				
CAS	Column address strobe				
Vss	Circuit ground				

Operation Mode	Clock Input Addre		Addres	ss Input	Input	Data	Refresh	Note		
Operation Mode	RAS	CAS	WE	ŌĒ	Row	Column	Input	Output	Reliesh	NOLE
Standby	Н	Н	Х	Х	Valid	—		High-Z		
Read Cycle	L	L	Н	L	Valid	Valid	_	Valid	Yes*	t _{RCS} ≥ t _{RCS} (min)
Write Cycle (Early Write)	L	L	L	Х	Valid	Valid	Valid	High-Z	Yes*	twcs ≥ twcs (min)
Read-Modify- Write Cycle	L	L	H→L	L→H	Valid	Valid	Valid	Valid	Yes*	
RAS-only Refresh Cycle	L	н	Х	Х	Valid	_	_	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	Н	х	_	_	_	High-Z	Yes	tcsռ ≥ tcsռ (min)
Hidden Refresh Cycle	H→L	L	H→X	L	_	_	_	Valid	Yes	Previous data is kept.

■ FUNCTIONAL TRUTH TABLE

X : "H" or "L"

* : It is impossible in Hyper Page Mode.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty-two input bits are required to decode any four of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits (A₀ to A₁₁) are available, the row and column inputs are separately strobed by \overline{RAS} and \overline{CAS} as shown in Figure 1. First, twelve row address bits are input on pins A₀-through-A₁₁ and latched with the row address strobe (\overline{RAS}) then, ten column address bits are input and latched with the column address strobe (\overline{CAS}). Both row and column addresses must be stable on or before the falling edge of \overline{RAS} and \overline{CAS} , respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min) + t_T is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of \overline{WE} . When \overline{WE} is active Low, a write cycle is initiated; when \overline{WE} is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Input data is written into memory in either of three basic ways: an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or \overline{CAS} , whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data (DQ₁ to DQ₄) is strobed by \overline{CAS} and the setup/hold times are referenced to \overline{CAS} because \overline{WE} goes Low before \overline{CAS} . In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after \overline{CAS} ; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUT

The three-state buffers are LVTTL compatible with a fanout of one TTL load. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs and High-Z state are obtained under the following conditions:

- t_{RAC} : from the falling edge of \overline{RAS} when t_{RCD} (max) is satisfied.
- tcac : from he falling edge of \overline{CAS} when trcb is greater than trcb (max).

- taa : from column address input when trad is greater than trad (max), and trcd (max) is satisfied.
- to EA : from the falling edge of \overline{OE} when \overline{OE} is brought Low after trac, tcac, or taa.
- t_{OEZ} : from \overline{OE} inactive.
- tore : from \overline{CAS} inactive while \overline{RAS} inactive.
- torr : from \overline{RAS} inactive while \overline{CAS} inactive.
- twez: from \overline{WE} active while \overline{CAS} inactive.

The data remains valid after either \overline{OE} is inactive, or both \overline{RAS} and \overline{CAS} are inactive, or \overline{CAS} is reactived. When an early write is execute, the output buffers remain in a high-impedance state during the entire cycle.

HYPER PAGE MODE OPERATION

The hyper page mode of operation provides faster memory access and lower power dissipation. The hyper page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each page of memory (with column address locations), any of $1,024 \times 4$ bits can be accessed and, when multiple MB81V16405As are used, \overline{CAS} is decoded to select the desired memory page. Hyper page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted. Hyper page mode features that output remains valid when \overline{CAS} is inactive until \overline{CAS} is reactivated.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	Vin, Vout	-0.5 to +4.6	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +4.6	V
Power Dissipation	Po	1.0	W
Short Circuit Output Current	Ιουτ	-50 to +50	mA
Operating Temperature	Торе	0 to +70	°C
Storage Temperature	Тѕтс	-55 to +125	°C

WARNING: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	*1	Vcc	3.0	3.3	3.6	V	
Supply voltage	I	Vss	0	0	0	v	0°C to +70°C
Input High Voltage, All Inputs	*1	Vін	2.0	_	Vcc +0.3	V	0000+700
Input Low Voltage, All Inputs*	*1	VIL	-0.3		0.8	V	

*: Undershoots of up to -1.2 volts with a pulse width not exceeding 20 ns are acceptable.

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$

			· · ·	, , ,
Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance, A ₀ to A ₁₁	CIN1		5	pF
Input Capacitance, RAS, CAS, WE, OE	CIN2		5	pF
Input/Output Capacitance, DQ1 to DQ4	CDQ		7	pF

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Note 3

Parameter	Notes		Symbol	Condition		Value		Unit		
i arameter Notes			Symbol	Condition	Min.	Тур.	Max.	Unit		
Output High Voltage	*1		Іон	Іон = –2.0 mA	2.4	—	—	V		
Output Low Voltage	*1		lol	lo∟= +2.0 mA	_	_	0.4	V		
Input Leakage Current (Any Input)		lı(L)	$\begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq 3.6 \ V; \\ 3.0 \ V \leq V_{\text{CC}} \leq 3.6 \ V \\ V_{\text{SS}} = 0 \ V; \ \text{All other pins} \\ \text{under test} = 0 \ V \end{array}$	-10		10	μΑ			
Output Leakage Cur	rent		IO(L)	$0 V \le V_{OUT} \le 3.6 V;$ Data out disabled		_	10			
Operating Current	*2	MB81V16405A-60		RAS & CAS cycling;			80			
(Average Power Supply Current)	Z	MB81V16405A-70		t _{RC} = min	_		70	mA		
Standby Current		LVTTL Level		$\overline{RAS} = \overline{CAS} = V_{H}$			2.0	mA		
(Power Supply Current)		CMOS Level		$\overline{RAS} = \overline{CAS} \ge V_{CC} - 0.2$			1.0			
Refresh Current #1 (Average Power	*2	MB81V16405A-60	- Іссз	$\overline{CAS} = V_{\mathbb{H}}, \overline{RAS}$ cycling;			80	m۸		
Supply Current)	2	MB81V16405A-70		t _{RC} = min		_	70	mA		
Hyper Page Mode	*2	MB81V16405A-60			$\boxed{RAS} = V_{IL}, \ \overrightarrow{CAS} \text{ cycling};$				90	mA
Current	Z	MB81V16405A-70	ICC4	thec = min	_		80			
Refresh Current #2		MB81V16405A-60	laas	RAS cycling; CAS-before-RAS;			80			
(Average Power Supply Current)	*2	MB81V16405A-70	- Iccs	$t_{RC} = min$			70	mA		

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No	Peremeter	Notes	Symbol	MB81V1	6405A-60	MB81V1	6405A-70	Unit
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
1	Time Between Refresh		t REF		65.6		65.6	ms
2	Random Read/Write Cycle Time		trc	104	—	124	_	ns
3	Read-Modify-Write Cycle Time		trwc	138	—	162	—	ns
4	Access Time from RAS	*6,9	t RAC	_	60	—	70	ns
5	Access Time from CAS	*7,9	tcac		15	_	17	ns
6	Column Address Access Time	*8,9	taa	_	30	—	35	ns
7	Output Hold Time		tон	3	—	3	—	ns
8	Output Hold Time from CAS		tонс	5	—	5	—	ns
9	Output Buffer Turn On Delay Time		ton	0	—	0	—	ns
10	Output Buffer Turn Off Delay Time	*10	toff	_	15	_	17	ns
11	Output Buffer Turn Off Delay Time from RAS	*10	tofr	_	15		17	ns
12	Output Buffer Turn Off Delay Time from WE	*10	twez	—	15		17	ns
13	Transition Time		t⊤	1	50	1	50	ns
14	RAS Precharge Time		t RP	40	—	50	_	ns
15	RAS Pulse Width		tras	60	100000	70	100000	ns
16	RAS Hold Time		t RSH	15	—	17	_	ns
17	CAS to RAS Precharge Time	*21	t CRP	5	—	5	—	ns
18	RAS to CAS Delay Time	*11,12,22	trcd	14	45	14	53	ns
19	CAS Pulse Width		t CAS	10		13		ns
20	CAS Hold Time		tсsн	40	—	50	_	ns
21	CAS Precharge Time (Normal)	*19	t CPN	10	—	10	_	ns
22	Row Address Set Up Time		t asr	0	—	0	_	ns
23	Row Address Hold Time		t RAH	10	—	10	—	ns
24	Column Address Set Up Time		tasc	0	—	0	_	ns
25	Column Address Hold Time		tсан	10	—	10	—	ns
26	Column Address Hold Time from RAS		t ar	24	_	24	_	ns
27	RAS to Column Address Delay Time	*13	trad	12	30	12	35	ns
28	Column Address to RAS Lead Time		t RAL	30	—	35	_	ns
29	Column Address to CAS Lead Time		t CAL	23		28	_	ns
30	Read Command Set Up Time		trcs	0		0	_	ns
31	Read Command Hold Time Referenced to RAS	*14	t rrh	0	_	0	_	ns

				MB81V1	6405A-60	MB81V1	6405A-70	
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
32	Read Command Hold Time Referenced to CAS	*14	t RCH	0	_	0	_	ns
33	Write Command Set Up Time	*15,20	twcs	0	—	0	—	ns
34	Write Command Hold Time		twcн	10	—	10	—	ns
35	Write Hold Time from RAS		twcr	24	—	24	_	ns
36	WE Pulse Width		twp	10	—	10	—	ns
37	Write Command to RAS Lead Time		t RWL	15	—	17	_	ns
38	Write Command to CAS Lead Time		tcw∟	10	—	13	—	ns
39	DIN Set Up Time		tos	0	—	0	_	ns
40	DIN Hold Time		tон	10	—	10	—	ns
41	Data Hold Time from RAS		t dhr	24	—	24	—	ns
42	RAS to WE Delay Time	*20	t rwd	77	—	89	—	ns
43	CAS to WE Delay Time	*20	tcwp	32	—	36	—	ns
44	Column Address to WE Delay Time	*20	tawd	47	—	54	—	ns
45	RAS Precharge Time to CAS Active Time (Refresh Cycles)		t RPC	5	_	5	_	ns
46	CAS Set Up Time for CAS-before- RAS Refresh		t CSR	0	_	0	_	ns
47	CAS Hold Time for CAS-before-RAS Refresh		t CHR	10	_	12	_	ns
48	Access Time from OE	*9	t OEA	_	15	_	17	ns
49	Output Buffer Turn Off Delay from OE	*10	toez		15		17	ns
50	\overline{OE} to \overline{RAS} Lead Time for Valid Data		t oel	10	_	10	_	ns
51	OE to CAS Lead Time		tco∟	5	_	5	_	ns
52	\overline{OE} Hold Time Referenced to \overline{WE}	*16	tоен	5	_	5	_	ns
53	OE to Data in Delay Time		t oed	15	_	17	_	ns
54	RAS to Data in Delay Time		t RDD	15	_	17	_	ns
55	CAS to Data in Delay Time		tcdd	15	_	17	_	ns
56	DIN to CAS Delay Time	*17	t dzc	0	_	0	_	ns
57	DIN to OE Delay Time	*17	tdzo	0	_	0	—	ns
58	OE Precharge Time		t oep	8		8	_	ns
59	OE Hold Time Referenced to CAS		tоесн	10		10	_	ns
60	WE Precharge Time		t wpz	8		8	_	ns
61	WE to Data in Delay Time		twed	15		17	_	ns
62	Hyper Page Mode RAS Pulse Width		t rasp		100000		100000	ns

(Continued)


(Continued)


No	Doromotor No.	100	Symbol	MB81V16405A-60		MB81V1	Ilmit	
No.	Parameter Not	les	Symbol	Min.	Max.	Min.	Max.	Unit
63	Hyper Page Mode Read/Write Cycle Time		tнрс	25		30		ns
64	Hyper Page Mode Read-Modify- Write Cycle Time		t HPRWC	69		79		ns
65	Access Time from CAS Precharge *9	9,18	tсра		35	_	40	ns
66	Hyper Page Mode CAS Precharge Time		tcp	10		10		ns
67	Hyper Page Mode RAS Hold Time from CAS Precharge		tкнср	35		40		ns
68	Hyper Page Mode CAS Precharge to WE Delay Time		t CPWD	52		59		ns

Notes: *1. Referenced to Vss.

- *2. Icc depends on the output load conditions and cycle rates; the specified values are obtained with the output open. Icc depends on the number of address change as $\overline{RAS} = V_{IL}$, $\overline{CAS} = V_{IH}$ and $V_{IL} > -0.3$ V. Icc1, Icc3 and Icc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$. Icc2 is specified during $\overline{RAS} = V_{IH}$ and $V_{IL} > -0.3$ V. Icc4 is specified assuming that all column addresses change only one time during each hyper page mode cycle.
- *3. An initial pause (RAS = CAS = V_H) of 200 μs is required after power-up followed by any eight RASonly cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- *4. AC characteristics assume $t_T = 2$ ns.
- *5. Input voltage levels are 0 V and 3.0 V, and input reference levels are V_{IH} (min) and V_{IL} (max) for measuring timing of input signals. Also, the transition time (t_T) is measured between V_{IH} (min) and V_{IL} (max). The output reference levels are V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- *6. Assumes that t_{RCD} ≤ t_{RCD} (max), t_{RAD} ≤ t_{RAD} (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{RCD} exceeds the value shown. Refer to Fig. 2 and 3.
- *7. If $trcd \ge trcd$ (max), $trad \ge trad$ (max), and $tasc \ge taa tcac t\tau$, access time is tcac.
- *8. If trad \geq trad (max) and tasc \leq taa tcac tr, access time is taa.
- *9. Measured with a load equivalent to one TTL load and 100 pF.
- *10. toFF and toEZ is specified that output buffer change to high-impedance state.
- *11. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, access time is controlled exclusively by tCAC or tAA.
- *12. trcd (min) = trah (min) + 2tt + tasc (min).
- *13. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only; if tRAD is greater than the specified tRAD (max) limit, access time is controlled exclusively by tCAC or tAA.
- *14. Either tRRH or tRCH must be satisfied for a read cycle.
- *15. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
- *16. Assumes that twcs < twcs (min).
- *17. Either tozc or tozo must be satisfied.
- *18. tcpa is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max).
- *19. Assumes that \overline{CAS} -before- \overline{RAS} refresh.
- *20. twcs, tcwb, tRwb and tawb are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs > twcs (min), the cycle is an early write cycle and DouT pin will maintain high-impedance state thoughout the entire cycle. If tcwb > tcwb (min), tRwb > tRwb (min), and tawb > tawb (min), the cycle is a read-modify-write cycle and data from the selected cell will appear at the DouT pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the DouT pin, and write operation can be executed by satisfying tRwL, tcwL, and tRAL specifications.
- *21. The last \overline{CAS} rising edge.
- *22. The first \overline{CAS} falling edge.

To Top / Lineup / Index MB81V16405A-60/-70





DESCRIPTION


To implement a read operation, a valid address is latched in by the \overline{RAS} and \overline{CAS} and with \overline{WE} set to a High level and \overline{OE} set to a Low level, the output is valid once the memory access time has elapsed. The access time is determined by $\overline{RAS}(t_{RAC})$, $\overline{CAS}(t_{CAC})$, $\overline{OE}(t_{OEA})$ or column addresses (t_A) under the following conditions:


If tRCD > tRCD (max), access time = tCAC.


If $t_{RAD} > t_{RAD}$ (max), access time = t_{AA} .

If OE is brought Low after tRAC, tCAC, or tAA (whichever occurs later), access time = tOEA.


However, if either \overline{CAS} or \overline{OE} goes High, the output returns to a high-impedance state after toH is satisfied.







The read-modify-write cycle is executed by changing \overline{WE} from High to Low after the data appears on the DQ pins. In the read-modify-write cycle, \overline{OE} must be changed from Low to High after the memory access time.




During one cycle is achieved in hyper page mode, the input/output timing apply the same manner as the former cycle.



DESCRIPTION

The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address.

This operation is performed by strobing in the row address and maintaining RAS at a Low level during all successive memory cycles in which the row address is latched. The access time is determined by tcac, taa, tcpa, or toEA, whichever one is the latest in occurring.




DESCRIPTION

The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address.

This operation is performed by strobing in the row address and maintaining RAS at a Low level and \overline{WE} at a High level during all successive memory cycles in which the row address is latched. The access time is determined by t_{CAC}, t_{AA}, t_{CPA}, or t_{DEA}, whichever one is the latest in occurring.

To obtain a high-impedance state, set OE or both RAS and CAS going high level.



During one cycle is achieved in hyper-page mode, the input/output timing apply the same manner as the former cycle.


"H" or "L"


DESCRIPTION


The hyper page mode of operation permits faster successive memory operations at multiple column locations of the same row address.


This operation is performed by strobing in the row address and maintaining RAS at a Low level during all successive memory cycles in which the row address is latched. The access time is determined by tcac, taa, tcpa, or toEA, whichever one is the latest in occurring.

To obtain a high-impedance state, confirm either of the following conditions, \overline{OE} set to a High level or \overline{WE} set to a Low level after \overline{CAS} set to a High level or \overline{RAS} and \overline{CAS} set to a High level.










DESCRIPTION


During the hyper page mode of operation, the read-modify-write cycle can be executed by switching WE from High to Low after input data appears at the DQ pins during a normal cycle.



DESCRIPTION


Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 4096 row addresses every 65.6-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.


RAS-only refresh is performed by keeping RAS Low and CAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, Dout pin is kept in a high-impedance state.



DESCRIPTION

CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held Low for the specified setup time (tcsR) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.





DESCRIPTION

A special timing sequence using the CAS-before-RAS refresh counter test cycle provides a convenient method to verify the functionality of CAS-before-RAS refresh circuitry. If, after a CAS-before-RAS refresh cycle CAS makes a transition from High to Low while RAS is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A₀ through A₁₁ are defined by the on-chip refresh counter.

Column Address: Bits A₀ through A₁₁ are defined by latching levels on A₀ to A₁₁ at the second falling edge of CAS.

The CAS-before-RAS Counter Test procedure is as follows:

- 1) Initialize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 4096 row addresses at the same column address by using normal write cycles.


- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CASbefore-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 4096 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 4096 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

(At recommended operating	conditions	unless otherwise noted.)
		,


No.	Parameter	Symbol	MB81V16405A-60		MB81V16405A-70		Unit
			Min.	Max.	Min.	Max.	
69	Access Time from CAS	t FCAC	_	50		55	ns
70	Column Address Hold Time	t FCAH	35		35	_	ns
71	CAS to WE Delay Time	trcwd	70		77	—	ns
72	CAS Pulse Width	t FCAS	90		99		ns
73	RAS Hold Time	t FRSH	90	—	99	—	ns

Note: Assumes that CAS-before-RAS refresh counter test cycle only.

■ PACKAGE DIMENSIONS



■ PACKAGE DIMENSIONS



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3753 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281 0770 Fax: (65) 281 0220 All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.